ug888

Design Flows Overview www. aqualis tebet xilinx com 8 UG888 (v2016 2) June 8, 2016 Tutorial Design Description The sample design used throughout this tutorial consists of a small design called bft There are several VHDL and Verilog source files in the bft design, as well as a XDC constraints file